	L#	Hits	Search Text	DBs
1	L1	770	(fold\$3 compound double multiple) adj2 compare	USPAT; US-PGPUB
2	L2	7726	(fault trap exception) near20 (previous\$3 earlier first compar\$4) near10 (data value result)	USPAT; US-PGPUB
3	L3	18	1 and 2	USPAT; US-PGPUB
4	L7 .	44	(fault trap exception) near20 (data value result) and 1 not 3	USPAT; US-PGPUB
5	L4	31	((fold\$3 compound double multiple) adj2 compare).ab,ti.	USPAT; US-PGPUB
6	L8	3	(fault trap exception) and 4 not (3 5 7)	USPAT; US-PGPUB
7	L5	2	(fault trap exception) near99 1	USPAT; US-PGPUB
8	L11	218	(fold\$3 compound double multiple) adj2 compare	EPO; JPO; DERWENT; IBM_TDB
9	L12	1	(fault trap exception) near20 (operand data value result) and 11	EPO; JPO; DERWENT; IBM_TDB
10	L13	3	(fault trap exception) and 11	EPO; JPO; DERWENT; IBM TDB
11	L14	47	(fault trap exception) near20 (operand data value result) and 1 not 3	USPAT; US-PGPUB
12	L19	1100	(exception trap\$3 fault) near10 ((memory page cache access\$3 fetch\$3 load\$3 read\$3 second next subsequent later) near10 (location position line address data operand)) near20 ((previous\$3 earlier first compar\$4) near5 (data value operand result))	USPAT; US-PGPUB
13	L21	431	(exception trap\$3 fault) near10 ((memory page cache access\$3 fetch\$3 load\$3 read\$3 second next subsequent later) near10 (location position line address data operand)) near20 ((previous\$3 earlier first compar\$4) near5 (data value operand result))	EPO; JPO; DERWENT; IBM_TDB
14	L24	7654	instruction near20 (vector simd (plural plurality multiple multiplicity several two second) adj5 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	EPO; JPO; DERWENT; IBM_TDB
15	L26	30524	instruction near20 (vector simd (plural plurality multiple multiplicity several two second) adj5 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	USPAT; US-PGPUB
16	L28	274	19 and 26	USPAT; US-PGPUB
17	L33	8	21 and 24	EPO; JPO; DERWENT; IBM_TDB

	L #	Hits	Search Text	DBs
1	L1	770	(fold\$3 compound double multiple) adj2 compare	USPAT; US-PGPUB
2	L2	7726	(fault trap exception) near20 (previous\$3 earlier first compar\$4) near10 (data value result)	USPAT; US-PGPUB
3	L3	18	1 and 2	USPAT; US-PGPUB
4	L7	44	(fault trap exception) near20 (data value result) and 1 not 3	USPAT; US-PGPUB
5	L4	31	((fold\$3 compound double multiple) adj2 compare).ab,ti.	USPAT; US-PGPUB
6	L8	3	(fault trap exception) and 4 not (3 5 7)	USPAT; US-PGPUB
7	L5	2	(fault trap exception) near99 1	USPAT; US-PGPUB
8	L11	218	(fold\$3 compound double multiple) adj2 compare	EPO; JPO; DERWENT; IBM_TDB
9	L12	1	(fault trap exception) near20 (operand data value result) and 11	EPO; JPO; DERWENT; IBM_TDB
10	L13	3	(fault trap exception) and 11	EPO; JPO; DERWENT; IBM_TDB
11	L14	47	(fault trap exception) near20 (operand data value result) and 1 not 3	USPAT; US-PGPUB
12	L19	1100	(exception trap\$3 fault) near10 ((memory page cache access\$3 fetch\$3 load\$3 read\$3 second next subsequent later) near10 (location position line address data operand)) near20 ((previous\$3 earlier first compar\$4) near5 (data value operand result))	USPAT; US-PGPUB
13	L21	431	(exception trap\$3 fault) near10 ((memory page cache access\$3 fetch\$3 load\$3 read\$3 second next subsequent later) near10 (location position line address data operand)) near20 ((previous\$3 earlier first compar\$4) near5 (data value operand result))	EPO; JPO; DERWENT; IBM_TDB
14	L24	7654	instruction near20 (vector simd (plural plurality multiple multiplicity several two second) adj5 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	EPO; JPO; DERWENT; IBM_TDB
15	L26	30524	instruction near20 (vector simd (plural plurality multiple multiplicity several two second) adj5 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	USPAT; US-PGPUB
16	L28.	274	19 and 26	USPAT; US-PGPUB
17	F30	8	21 and 24	EPO; JPO; DERWENT; IBM_TDB

	Docum ent ID	ט	Title	Current
1	US 20040 05481 3 A1		TCP offload network interface device	709/250
2	US 20040 04229 3 A1	×	Semiconductor memory and method of testing the same	365/202
3	US 20040 03074 5 A1	Ø	Method and apparatus for distributing network traffic processing on a multiprocessor computer	709/203
4	US 20040 01977 4 A1	Ø	Processor device and information processing device, compiling device, and compiling method using said processor device	712/244
5	US 20040 01976 8 A1	Ø	Method and system for using dynamic, deferred operation information to control eager deferral of control-speculative loads	712/216
6	US 20040 01954 2 A1	☒	Timesheet reporting and extraction system and method	705/32
7	US 20040 01568 0 A1	⊠	Data processor for modifying and executing operation of instruction code	712/226
8	US 20040 00312 6 A1	⊠	TCP/IP offload network interface device	709/250
9	US 20040 00100 8 A1	☒	Dynamic self-configuring metering network	340/870 .02
10	US 20030 20470 5 A1	⊠	Prediction of branch instructions in a data processing apparatus	712/207
11	US 20030 14957 8 A1	☒	Intelligent procurement agent	705/1
12	US 20030 12097 4 A1	Ø	Programable multi-port memory bist with compact microcode	714/31
13	US 20030 09752 4 A1	⊠	System, apparatus and method provding adaptive write policy for disk array controllers	711/114
14	US 20030 06361 3 A1	⊠	Label switched communication network and system and method for path restoration	370/401
15	US 20030 06147 1 A1	☒	Data processor	712/226
16	US 20030 04379 2 A1		Label switched communication network, a method of conditioning the network and a method of data transmission	370/386
17	US 20030 02874 6 A1		Multiple address translations	711/206

	Docum			Current
	ent ID	ט	Title	OR
18	US 20020 19908 7 A1	☒	Configuration control within data processing systems	712/227
19	US 20020 19153 8 A1	Ø	Bi-directional line switched ring with uninterrupted service restoration	370/222
20	US 20020 18447 7 A1	⊠	Apparatus and method for facilitating debugging of sequences of processing instructions	712/227
21	US 20020 18429 2 A1	Ø	Method and apparatus for exception handling in a multi-processing environment	718/102
22	US 20020 16611 3 A1	Ø	Compiler generation of instruction sequences for unresolved storage references	717/140
23	US 20020 16191 9 A1	Ø	Fast-path processing for receiving data on TCP connection offload devices	709/238
24	US 20020 15692 7 A1	⊠	TCP/IP offload network interface device	709/250
25	US 20020 15437 0 Al	⊠	Optic relay unit and terminal station in light transmission system	398/177
26	US 20020 14787 2 Al	⊠	Sequentially performed compound compare-and-swap	710/200
27	US 20020 14783 9 A1	Ø	Fast-path apparatus for receiving data corresponding to a TCP connection	709/238
28 .	US 20020 13369 2 A1	Ø	Data processor	712/244
29	US 20020 12083 0 A1		Data processor assigning the same operation code to multiple operations	712/209
30	US 20020 09184 4 A1		Network interface device that fast-path processes solicited session layer read commands	709/230
31	US 20020 08784 1 A1	Ø	Circuit and method for supporting misaligned accesses in the presence of speculative load Instructions	712/225
32	US 20020 08773 2 A1	Ø	Transmit fast-path processing on TCP/IP offload network interface device	709/250
33	US 20020 08324 3 A1	⊠	Clustered computer system with deadlock avoidance	710/107
34	US 20020 08314 9 A1	Ø	Method for deadlock avoidance in a cluster environment	709/215

	Docum ent ID	υ	Title	Current OR
35	US 20020 07778 2 A1	Ø	Secured microcontroller architecture	702/185
36	US 20020 05954 6 A1	Ø	Method of generating a pattern for testing a logic circuit and apparatus for doing the same	714/738
37	US 20020 04453 6 A1	Ø	WIRELESS COMMUNICATION SYSTEM HAVING NETWORK CONTROLLER AND WIRELESS COMMUNICATION DEVICE CONNECTED TO DIGITAL COMMUNICATION LINE, AND METHOD OF CONTROLLING SAID SYSTEM	370/329
38	US 20020 01388 9 A1	⊠	Distributed shared memory system with variable granularity	711/203
39	US 20020 00266 9 A1	⊠	DATA PROCESSOR	712/244
40	US 20010 04215 8 A1	Ø	METHOD OF PERFORMING RELIABLE UPDATES IN A SYMMETRICALLY BLOCKED NONVOLATILE MEMORY HAVING A BIFURCATED STORAGE ARCHITECTURE	711/103
41	US 20010 03740 6 A1	⊠	Intelligent network storage interface system	709/250
42	US 20010 03739 7 A1	Ø	Intelligent network interface system and method for accelerated protocol processing	709/230
43	US 20010 03482 7 A1	⊠	Active load address buffer	712/225
44	US 20010 02749 6 A1	Ø	Passing a communication control block to a local device such that a message is processed on the device	709/250
45	US 20010 02346 0 A1	⊠	Passing a communication control block from host to a local device such that a message is processed on the device	709/250
46	US 20010 01682 7 A1	Ø	Methods and apparatus for electronically storing and retreiving value information on a portable card	705/14
47	US 20010 01008 4 A1	Ø	Memory fault diagnosis and data restoration method, and memory apparatus using the same	714/42
48	US 20010 00588 2 A1	Ø	CIRCUIT AND METHOD FOR INITIATING EXCEPTION ROUTINES USING IMPLICIT EXCEPTION CHECKING	712/244
49	US 20010 00475 7 A1	⊠	Processor and method of controlling the same	712/218
50	US 67014 27 B1	⊠	Data processing apparatus and method for processing floating point instructions	712/244
51	US 66944 54 B1	Ø	Stuck and transient fault diagnostic system	714/30
52	US 66813 22 B1	Ø	Method and apparatus for emulating an instruction set extension in a digital computer system	712/244

	Docum ent ID	ט	Title	Current OR
3	US 66657 08 B1	Ø	Coarse grained determination of data dependence between parallel executed jobs in an information processing system	709/215
4	US 66584 80 B2	Ø	Intelligent network interface system and method for accelerated protocol processing	709/239
5	US 66549 14 B1	☒	Network fault isolation	714/43
6	US 66403 15 B1	Ø	Method and apparatus for enhancing instruction level parallelism	714/17
57	US 66313 92 B1	☒	Method and apparatus for predicting floating-point exceptions	708/498
58	US 66292 31 B1	×	System and method for efficient register file conversion of denormal numbers between scalar and SIMD formats	712/1
59	US 66222 69 B1	⊠	Memory fault isolation apparatus and methods	714/718
60	US 65981 22 B2	☒	Active load address buffer	711/126
61	US 65947 85 B1	Ø	System and method for fault handling and recovery in a multi-processing system having hardware resources shared between multiple partitions	714/48
62	US 65947 52 B1	Ø	Meta-address architecture for parallel, dynamically reconfigurable computing	712/43
63	US 65913 55 B2	Ø	Distributed shared memory system with variable granularity	711/202
64	US 65913 02 B2	Ø	Fast-path apparatus for receiving data corresponding to a TCP connection	709/230
65	US 65872 36 B1	Ø		398/5
66	US 65811 50 B1	Ø		711/201
67	US 65747 09 B1		System, apparatus, and method providing cache data mirroring to a data storage system	711/119
68	US 65430 06 B1			714/19
69	US 65429 90 B1	, –	with comparison of the compari	712/227
70	US 65360 08 B1		Fault insertion method, boundary scan cells, and integrated circuit for use therewith	714/726
71	US 65197 25 B1		Diagnosis of RAMS using functional patterns	714/718
72	US 65105 30 B1		At-speed built-in self testing of multi-port compact sRAMs	714/30
73	US 64991 17 B1		Network fault information management system in which fault nodes are displayed in tree form	714/49
74	US 64842 53 B1	2 ⊠	Data processor	712/212
75	US 64346 20 Bi	5 🗵	TCP/IP offload network interface device	709/230

	Docum ent ID	ΰ	Title	Current OR
76	US 64271 73 B1	⊠	Intelligent network interfaced device and system for accelerated communication	709/238
77	US 64250 39 B2	Ø	Accessing exception handlers without translating the address	710/269
78	US 64153 94 B1	Ø	Method and circuit for analysis of the operation of a microcontroller using signature analysis during operation	714/30
79	US 64120 81 B1	Ø	System and method for providing a trap and patch function to low power, cost conscious, and space constrained applications	714/34
80	US 64120 40 B2	Ø	Method of performing reliable updates in a symmetrically blocked nonvolatile memory having a bifurcated storage architecture	711/103
81	US 64083 83 B1	☒	Array access boundary check by executing BNDCHK instruction with comparison specifiers	712/227
82	US 63934 87 B2	×	Passing a communication control block to a local device such that a message is processed on the device	709/238
83	US 63894 79 B1	×	Intelligent network interface device and system for accelerated communication	709/243
84	US 63816 86 B1	Ø	Parallel processor comprising multiple sub-banks to which access requests are bypassed from a request queue when corresponding page faults are generated	711/203
85	US 63780 67 B1	Ø	Exception reporting architecture for SIMD-FP instructions	712/244
86	US 63743 47 B1	⊠	Register file backup queue	712/228
87	US 63603 14 B1	☒	Data cache having store queue bypass for out-of-order instruction execution and method for same	712/219
88	US 63570 33 B1	⊠	Communication processing control apparatus and information processing system having the same	714/758
89	US 63341 53 B1	⊠	Passing a communication control block from host to a local device such that a message is processed on the device	709/230
90	US 63049 58 B1	⊠	Microcomputer having data execution units mounted thereon	712/229
91	US 62984 36 Bl		Method and system for performing atomic memory accesses in a processor system	712/220
92	US 62894 45 B1	☒	Circuit and method for initiating exception routines using implicit exception checking	712/244
93	US 62791 28 B1	☒	Autonomous system for recognition of patterns formed by stored data during computer memory scrubbing	714/49
94	US 62759 82 B1	Ø	Method and device enabling a fixed program to be developed	717/168
95	US 62726 12 B1		Process for allocating memory in a multiprocessor data processing system	711/203
96	US 62694 07 B1		Method and system for data filtering within an object-oriented data	719/315
97	US 62666 47 B1		Methods and apparatus for electronically storing and retrieving value information on a portable card	705/14
98	US 62470 60 B1		Passing a communication control block from host to a local device such that a message is processed on the device	709/238

.

	Docum ent ID	บ	Title	Current OR
99	US 62266 80 B1	Ø	Intelligent network interface system method for protocol processing	709/230
100	US 62090 81 B1	Ø	Method and system for nonsequential instruction dispatch and execution in a superscalar processor system	712/215
101	US 61890 93 B1	Ø	System for initiating exception routine in response to memory access exception by storing exception information and exception bit within architectured register	712/244
102	US 61822 06 B1	Ø	Dynamically reconfigurable computing using a processing unit having changeable internal hardware organization	712/43
103	US 61192 18 A	×	Method and apparatus for prefetching data in a computer system	712/207
104	US 61051 29 A	Ø	Converting register data from a first format type to a second format type if a second type instruction consumes data produced by a first type instruction	712/222
105	US 61015 80 A	Ø	Apparatus and method for assisting exact garbage collection by using a stack cache of tag bits	711/132
106	US 60980 89 A	Ø	Generation isolation system and method for garbage collection	718/104
107	US 60887 59 A	☒	Method of performing reliable updates in a symmetrically blocked nonvolatile memory having a bifurcated storage architecture	711/103
108	US 60853 12 A	☒	Method and apparatus for handling imprecise exceptions	712/208
109	US 60713 17 A	Ø	Object code logic analysis and automated modification system and method	717/128
110	US 60584 69 A	☒	System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization	712/43
111	US 60527 74 A	Ø	Apparatus and method for identifying exception routines indicated by instruction address issued with an instruction fetch command	712/200
112	US 60498 66 A	⊠	Method and system for an efficient user mode cache manipulation using a simulated instruction	712/227
113	US 60386 61 A	⊠	Single-chip data processor handling synchronous and asynchronous exceptions by branching from a first exception handler to a second exception handler	712/244
114	US 60322 65 A	☒	Fault-tolerant computer system	714/9
115	US 60119 08 A	Ø	Gated store buffer for an advanced microprocessor	714/19
116	US 60095 16 A	Ø	Pipelined microprocessor with efficient self-modifying code detection and handling	712/244
117	US 60055 02 A	Ø	Method for reducing the number of bits needed for the representation of constant values in a data processing device	341/65
118	US 59960 62 A	☒	Method and apparatus for controlling an instruction pipeline in a data processing system	712/215
119	US 59745 38 A	Ø	Method and apparatus for annotating operands in a computer system with source instruction identifiers	712/218
120	US 59665 29 A	Ø	Processor having auxiliary operand register file and complementary arrangements for non-disruptively performing adjunct execution	712/228
121	US 59580 70 A	Ø	Remote checkpoint memory system and protocol for fault-tolerant computer system	714/13

•

- ----

	Docum ent ID	ט	Title	Current OR
122	US 59516 76 A		Apparatus and method for direct loading of offset register during pointer load operation	712/225
123	US 59480 95 A	×	Method and apparatus for prefetching data in a computer system	712/200
124	US 59304 95 A	⊠	Method and system for processing a first instruction in a first processing environment in response to intiating processing of a second instruction in a emulation environment	703/26
125	US 59268 32 A	Ø	Method and apparatus for aliasing memory data in an advanced microprocessor	711/141
126	US 59241 14 A	⊠	Circular buffer with two different step sizes	711/110
127	US 59129 06 A	Ø	Method and apparatus for recovering from correctable ECC errors	714/763
128	US 59037 39 A	☒	System and method for processing load instruction in accordance with "no-fault" processing facility including arrangement for preserving access fault indicia	712/216
129	US 59013 01 A	☒	Data processor and method of processing data	712/212
130	US 58988 82 A	Ø	Method and system for enhanced instruction dispatch in a superscalar processor system utilizing independently accessed intermediate storage	712/23
131	US 58965 26 A	⊠	Programmable instruction trap system and method	712/227
132	US 58901 89 A	\boxtimes	Memory management and protection system for virtual memory in computer system	711/100
133	US 58812 16 A	⊠	Register file backup queue	714/15
134	US 58452 98 A	Ø	Write barrier system and method for trapping garbage collection page boundary crossing pointer stores	707/206
135	US 58388 94 A	Ø	Logical, fail-functional, dual central processor units formed from three processor units	714/11
136	US 58128 68 A	☒	Method and apparatus for selecting a register file in a data processing system	712/23
137	US 58127 59 A	Ø	Fault handling with loaded functions	714/57
138	US 58023 37 A	☒	Method and apparatus for executing load instructions speculatively	712/216
139	US 57940 62 A	⊠	System and method for dynamically reconfigurable computing using a processing unit having changeable internal hardware organization	712/30
140	US 57908 26 A	Ø	Reduced register-dependency checking for paired-instruction dispatch in a superscalar processor with partial register writes	712/216
141	US 57907 76 A	Ø	Apparatus for detecting divergence between a pair of duplexed, synchronized processor elements	714/10
142	US 57685 00 A	Ø	Interrupt-based hardware support for profiling memory system performance	714/47
143	US 57649 42 A	Ø	Method and system for selective serialization of instruction processing in a superscalar processor system	712/214
144	US 57614 13 A	Ø	Fault containment system for multiprocessor with shared memory	714/49

-- --- ----

_ . _ _ . .

	Docum ent ID	ŭ	Title	Current OR
145	US 57580 51 A	⊠	Method and apparatus for reordering memory operations in a processor	714/2
146	US 57519 46 A	☒	Method and system for detecting bypass error conditions in a load/store unit of a superscalar processor	714/50
147	US 57488 73 A	Ø	Fault recovering system provided in highly reliable computer system having duplicated processors	714/11
148	US 57427 94 A	Ø	Emulation techniques for computer systems having mixed processor/software configurations	703/26
149	US 57369 87 A	Ø	Compression of graphic data normals	345/420
150	US 57269 75 A	×	Switching system capable of performing alternative routing in accordance with an alternative routing scenario assembled in a maintenance terminal	370/228
151	US 57129 97 A	☒	System and method for processing load instruction in accordance with "no-fault " processing facility including arrangement for preserving access fault indicia	712/217
152	US 57109 41 A	⊠	System for substituting protected mode hard disk driver for real mode driver by trapping test transfers to verify matching geometric translation	710/14
153	US 57064 60 A	⊠	Variable architecture computer with vector parallel processor and using instructions with variable length fields	712/204
154	US 57064 22 A	Ø	Method of locating fault of communication system	714/4
155	US 57015 02 A	⊠	Isolating a central processing unit from the operating system controlling said unit and its associated hardware for interaction of the unit with data handling apparatus alien to the operating system	709/201
156	US 56995 06 A	☒	Method and apparatus for fault testing a pipelined processor	714/37
157	US 56895 13 A	⊠	Data transmission system having a backup testing facility	714/712
158	US 56805 68 A	⊠	Instruction format with sequentially performable operand address extension modification	711/220
159	US 56447 48 A	⊠.	Processor system including an index buffer circuit and a translation look-aside buffer control circuit for processor-to-processor interfacing	711/207
160	US 56363 41 A	⊠.	Fault processing method and information processing system	714/13
161	US 56279 87 A	⊠	Memory management and protection system for virtual memory in computer system	711/200
162	US 56175 53 A	⊠	Computer system which switches bus protocols and controls the writing of a dirty page bit of an address translation buffer	711/206
163	US 56088 67 A	⊠	Debugging system using virtual storage means, a normal bus cycle and a debugging bus cycle	714/47
164	US 56008 48 A	⊠	Counterflow pipeline processor with instructions flowing in a first direction and instruction results flowing in the reverse direction	712/42
165	US 55749 42 A	Ø	Hybrid execution unit for complex microprocessor	712/23
166	US 55749 22 A	⊠	Processor with sequences of processor instructions for locked memory updates	712/220

	Docum ent ID	ט	Title	Current OR
167	US 55600 36 A	×	Data processing having incircuit emulation function	712/227
168	US 55599 77 A	⊠	Method and apparatus for executing floating point (FP) instruction pairs in a pipelined processor by stalling the following FP instructions in an execution stage	712/244
169	US 55465 51 A	☒	Method and circuitry for saving and restoring status information in a pipelined computer	707/102
170	US 55420 52 A	Ø	Applying traps to a printed page specified in a page description language format	345/589
171	US 55375 59 A	⊠	Exception handling circuit and method	712/244
172	US 55049 25 A	☒	Apparatus and method for implementing interrupts in pipelined processors	712/244
173	US 55028 27 A	⊠	Pipelined data processor for floating point and integer operation with exception handling	712/244
174	US 54918 29 A	⊠	Method and system for indexing the assignment of intermediate storage buffers in a superscalar processor system	712/23
175	US 54695 52 A	☒	Pipelined data processor having combined operand fetch and execution stage to reduce number of pipeline stages and penalty associated with branch instructions	712/244
176	US 54653 73 A	⊠	Method and system for single cycle dispatch of multiple instructions in a superscalar processor system	712/215
177	US 54407 57 A	☒	Data processor having multistage store buffer for processing exceptions	712/228
178	US 54386 70 A	⊠	Method of prechecking the validity of a write access request	711/3
179	US 54286 24 A	⊠	Fault injection using boundary scan	714/727
180	US 54045 57 A	⊠	Data processor with plural instruction execution parts for synchronized parallel processing and exception handling	712/23
181	US 53903 10 A	☒	Memory management unit having cross-domain control	711/203
182	US 53882 15 A	Ø	Uncoupling a central processing unit from its associated hardware for interaction with data handling apparatus alien to the operating system controlling said unit and hardware	709/229
183	US 53865 63 A	Ø	Register substitution during exception processing	712/228
184	US 53697 67 A	Ø	Servicing interrupt requests in a data processing system without using the services of an operating system	710/264
185	US 53697 49 A	Ø	Method and apparatus for the direct transfer of information between application programs running on distinct processors without utilizing the services of one or both operating systems	718/104
186	US 53634 97 A	Ø	System for removing section of memory from first system and allocating to second system in a manner indiscernable to both operating systems	711/153
187	US 53496 51 A	Ø	System for translation of virtual to physical addresses by operating memory management processor for calculating location of physical address in memory concurrently with cache comparing virtual addresses for translation	711/207
188	US 53394 08 A	Ø	Method and apparatus for reducing checking costs in fault tolerant processors	714/11

• • • •

	Docum ent ID	U	Title	Curren
189	US 53255 17 A	⊠	Fault tolerant data processing system	714/11
190	US 52972 63 A	⊠	Microprocessor with pipeline system having exception processing features	712/24
191	US 52952 36 A	Ø	Applying traps to a printed page specified in a page description language format	715/52
192	US 52838 68 A	Ø	Providing additional system characteristics to a data processing system through operations of an application program, transparently to the operating system	709/22
193	US 52768 47 A	Ø	Method for locking and unlocking a computer address	711/16
194	US 52768 22 A	Ø	System with enhanced execution of address-conflicting instructions using immediate data latch for holding immediate data of a preceding instruction	712/21
195	US 52631 53 A	Ø	Monitoring control flow in a microprocessor	714/51
196	US 52553 67 A	Ø	Fault tolerant, synchronized twin computer system with error checking of I/O communication	714/11
197	US 52337 00 A	Ø	Address translation device with an address translation buffer loaded with presence bits	711/20
198	US 52206 69 A	☒	Linkage mechanism for program isolation	718/10
199	US 52147 70 A	×	System for flushing instruction-cache only when instruction-cache address and data-cache address are matched and the execution of a return-from-exception-or-interrupt command	711/12
200	US 52108 34 A		High speed transfer of instructions from a master to a slave processor	712/20

	L #	Hits	Search Text	DBs
1	L1	770	(fold\$3 compound double multiple) adj2 compare	USPAT; US-PGPUB
2	L2	7726	(fault trap exception) near20 (previous\$3 earlier first compar\$4) near10 (data value result)	USPAT; US-PGPUB
3	L3	18	1 and 2	USPAT;
4	L7	44	(fault trap exception) near20 (data value result) and 1 not 3	US-PGPUB USPAT; US-PGPUB
5	L4	31	((fold\$3 compound double multiple) adj2 compare).ab,ti.	USPAT; US-PGPUB
6	L8	3	(fault trap exception) and 4 not (3 5 7)	USPAT; US-PGPUB
7	L5	2	(fault trap exception) near99 1	USPAT; US-PGPUB
8	L11	218	(fold\$3 compound double multiple) adj2 compare	EPO; JPO; DERWENT; IBM_TDB
9	L12	1	(fault trap exception) near20 (operand data value result) and 11	EPO; JPO; DERWENT; IBM TDB
10	L13	3	(fault trap exception) and 11	EPO; JPO; DERWENT; IBM TDB
11	L14	47	(fault trap exception) near20 (operand data value result) and 1 not 3	USPAT; US-PGPUB
12	L19	1100	(exception trap\$3 fault) near10 ((memory page cache access\$3 fetch\$3 load\$3 read\$3 second next subsequent later) near10 (location position line address data operand)) near20 ((previous\$3 earlier first compar\$4) near5 (data value operand result))	USPAT; US-PGPUB
13	L21	431	(exception trap\$3 fault) near10 ((memory page cache access\$3 fetch\$3 load\$3 read\$3 second next subsequent later) near10 (location position line address data operand)) near20 ((previous\$3 earlier first compar\$4) near5 (data value operand result))	EPO; JPO; DERWENT; IBM_TDB
14	L24	7654	instruction near20 (vector simd (plural plurality multiple multiplicity several two second) adj5 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	EPO; JPO; DERWENT; IBM TDB
15	L26	30524	instruction near20 (vector simd (plural plurality multiple multiplicity several two second) adj5 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	USPAT; US-PGPUB
16	L28	274	19 and 26	USPAT; US-PGPUB
17	L33	8	21 and 24	EPO; JPO; DERWENT; IBM_TDB

	Docum ent ID	ט	Title	Current
1	US 20030 17455 5 A1		Novel method and structure for efficient data verification operation for non-volatile memories	365/200
2	US 20030 12332 0 A1		Synchronous dynamic random access memory device	365/233
3	US 20020 14787 2 A1		Sequentially performed compound compare-and-swap	710/200
4	US 20020 12652 8 A1		Novel method and structure for efficient data verification operation for non-volatile memories	365/185 .04
5	US 20020 05772 2 A1		Recording/reproducing apparatus, and method of detecting state thereof	372/43
6	US 66652 22 B2		Synchronous dynamic random access memory device	365/203
7	US 65601 43 B2		Method and structure for efficient data verification operation for non-volatile memories	365/185 .04
8	US 65127 11 B1		Synchronous dynamic random access memory device	365/203
9	US 64012 29 B1		System and method for data error recovery on optical media utilizing hierarchical recovery techniques	714/769
10	US 63737 52 B1		Synchronous dynamic random access memory device	365/189 .05
11	US 63514 04 B1		Synchronous dynamic random access memory device	365/51
12	US 62826 33 B1		High data density RISC processor	712/208
13	US 62157 09 B1		Synchronous dynamic random access memory device	365/189
14	US 62121 11 B1		Synchronous dynamic random access memory device	365/200
15	US 61729 35 B1		Synchronous dynamic random access memory device	365/233
16	US 61287 10 A		Method utilizing a set of blocking-symbol resource-manipulation instructions for protecting the integrity of data in noncontiguous data objects of resources in a shared memory of a multiple processor computer system	711/152
17	US 53471 90 A	0	Magnetic bearing systems	310/90. 5
18	US 45410 94 A		Self-checking computer circuitry	714/53

	Docum ent ID	ט	Title	Current OR
1	US 20020 14787 2 A1		Sequentially performed compound compare-and-swap	710/200
2	US 43596 24 A	☒	Welding apparatus with automatic following of the joint to be welded	219/124 .34

•

	Docum ent ID	ט	Title	Current
36	US 61254 39 A		Process of executing a method on a stack-based processor	712/202
37	US 60761 41 A		Look-up switch accelerator and method of operating same	711/108
38	US 60544 26 A		Optically active aliphatic alcohols and their use as perfuming ingredients	512/22
39	US 60264 85 A		Instruction folding for a stack-based machine	712/226
40	US 60214 69 A		Hardware virtual machine instruction processor	711/125
41	US 60031 28 A		Number of pipeline stages and loop length related counter differential based end-loop prediction	712/241
42	US 55726 71 A		Method for operating application software in a safety critical environment	714/47
43	US 46972 33 A		Partial duplication of pipelined stack with data integrity checking	711/169
44	US 41326 14 A		Etching by sputtering from an intermetallic target to form negative metallic ions which produce etching of a juxtaposed substrate	204/192 .32

•

•

	Docum	ט	Title	Current
	ID		,	OR
1	US 20030 12332 0 A1		Synchronous dynamic random access memory device	365/233
2	US 20030 07120 7 A1	×	Deconvolution method and apparatus for analyzing compounds	250/282
3	US 20020 14787 2 Al	⊠	Sequentially performed compound compare-and-swap	710/200
l	US 20020 11761 5 A1	Ø	Deconvolution method and apparatus for analyzing compounds	250/282
5	US 66652 22 B2	☒	Synchronous dynamic random access memory device	365/203
5	US 66313 69 B1	☒	Method and system for incremental web crawling	707/4
7	US 66239 35 B2	☒	Deconvolution method and apparatus for analyzing compounds	435/7.1
3	US 65299 30 B1	Ø	Methods and apparatus for performing a signed saturation operation	708/552
)	US 65248 03 B2	☒	Deconvolution method and apparatus for analyzing compounds	435/7.1
LO	US 65127 11 B1	☒	Synchronous dynamic random access memory device	365/203
11	US 64776 39 B1	Ø	Branch instruction mechanism for processor	712/237
L2	US 63737 52 B1	☒	Synchronous dynamic random access memory device	365/189 .05
.3	US 63569 97 B1	⊠	Emulating branch instruction of different instruction set in a mixed instruction stream in a dual mode system	712/237
.4	US 63514 04 B1	☒	Synchronous dynamic random access memory device	365/51
.5	US 62233 35 B1	Ø	Platform independent double compare and swap operation	717/100
. 6	US 62157 09 B1	Ø	Synchronous dynamic random access memory device	365/189 .11
١7	US 62153 89 B1	⊠	Time-independent, event-based system for receiving and discriminating unique codes from multiple transmitters and method for doing the same	340/5.1
. 8	US 62121 11 B1	☒	Synchronous dynamic random access memory device	365/200
.9	US 62090 87 B1	Ø	Data processor with multiple compare extension instruction	712/300
0	US 61729 35 B1	⊠	Synchronous dynamic random access memory device	365/233
21	US 61449 86 A	⊠	System for sorting in a multiprocessor environment	709/201

	Docum ent ID	U	Title	Current OR
22	US 61377 07 A	Ø	Method and apparatus for simultaneously performing a plurality of compare operations in content addressable memory device	365/49
23	US 61287 10 A	☒	Method utilizing a set of blocking-symbol resource-manipulation instructions for protecting the integrity of data in noncontiguous data objects of resources in a shared memory of a multiple processor computer system	711/152
24	US 61187 67 A	Ø	Interference control for CDMA networks using a plurality of narrow antenna beams and an estimation of the number of users/remote signals present	370/252
25	US 60322 53 A	☒	Data processor with multiple compare extension instruction	712/300
26	US 59419 95 A	Ø	Reloading state analyzer	714/39
27	US 57377 54 A	⊠	Cache memory which selects one of several blocks to update by digitally combining control bits in all the blocks	711/136
28	US 53294 89 A	Ø	DRAM having exclusively enabled column buffer blocks	365/189 .05
29	US 50903 51 A	☒	Vessel hull construction and method	114/65R
30	US 50254 58 A	Ø	Apparatus for decoding frames from a data link	375/365
31	US 46189 68 A		Output compare system and method automatically controlilng multiple outputs in a data processor	377/39

·

•

	Docum ent ID	ט	Title	Current OR
1,	US 20020 14787 2 A		Compound compare-and-swap operation implementation method in distributed computer system, involves reserving memory locations addressed by compare-and-swap instructions based on fixed total order of memory locations	
2	US 51931 87 A		Fast interrupt mechanism for multiprocessor system - uses set of registers to identify association among multiple processors and comparison matrix to select processors	
1	DE 37194 06 A		Correcting errors in digital audio data - reading from magnetic tape by using double recording, comparison and two sets of test words	

	Docum ent ID	υ	Title	Current
1	US 20040 01551 0 A1		Obstruction-free synchronization for shared data structures	707/101
2	US 20030 22962 0 A1		Method for efficient processing of multi-state attributes	707/2
3	US 20030 21283 0 A1		Communications system using rings architecture	709/251
4	US 20030 20463 6 A1		Communications system using rings architecture	709/251
5	US 20030 20034 3 A1		Communications system using rings architecture	709/251
6	US 20030 20034 2 Al		Communications system using rings architecture	709/251
7	US 20030 20033 9 A1		Communications system using rings architecture	709/250
8	US 20030 19607 6 A1		Communications system using rings architecture	712/234
9	US 20030 19599 1 A1		Communications system using rings architecture	709/251
10	US 20030 19599 0 A1		Communications system using rings architecture	709/251
11	US 20030 19598 9 A1		Communications system using rings architecture	709/251
12	US 20030 19504 6 A1		Target shooting scoring and timing system	463/49
13	US 20030 19186 3 A1		Communications system using rings architecture	709/251
14	US 20030 19186 2 A1	<u> </u>	Communications system using rings architecture	709/251
15	US 20030 19186 1 A1		Communications system using rings architecture	709/251
16	US 20030 18994 0 A1		Communications system using rings architecture	370/406
17	US 20030 18246 5 A1		Lock-free implementation of dynamic-sized shared data structure	719/314

.

.

	Docum ent ID	Ū	Title	Current OR
18	US 20030 18246 2 A1		Value recycling facility for multithreaded computations	719/310
19	US 20030 17457 2 A1		Non-blocking memory management mechanism for supporting dynamic-sized data structures	365/230 .03
20	US 20030 17225 7 A1		Communications system using rings architecture	712/234
21	US 20030 17219 0 A1		Communications system using rings architecture	709/251
22	US 20030 17218 9 A1		Communications system using rings architecture	709/251
23	US 20030 16734 8 A1		Communications system using rings architecture	709/251
24	US 20030 14008 5 A1		Single-word lock-free reference counting	718/107
25	US 20030 09845 7 A1		Scan testing system, method, and apparatus	257/48
26	US 20030 06500 8 A1		Selective estrogen receptor modulators in combination with estrogens	514/311
27	US 20030 04051 0 A1		Selective estrogen receptor modulators in combination with estrogens	514/177
28	US 20020 19817 9 A1		Selective estrogen receptor modulators in combination with estrogens	514/102
29	US 20020 09127 8 A1		Steroid derived antibiotics	552/9
30	US 20020 01992 8 A1		Processing architecture having a compare capability	712/222
31	US 20020 01937 6 A1		Steroid derived antibiotics	514/169
32	US 65325 31 B1		Method frame storage using multiple memory circuits	712/202
33	US 64861 48 B2		Steroid derived antibiotics	514/182
34	US 63507 38 B1		Steroid derived antibiotics	514/182
35	US 61638 37 A		Writing of instruction results produced by instruction execution circuits to result destinations	712/216

	Docum ent ID	ט	Title	Current OR
36	US 61254 39 A		Process of executing a method on a stack-based processor	712/202
37	US 60761 41 A		Look-up switch accelerator and method of operating same	711/108
38	US 60544 26 A		Optically active aliphatic alcohols and their use as perfuming ingredients	512/22
39	US 60264 85 A		Instruction folding for a stack-based machine	712/226
40	US 60214 69 A		Hardware virtual machine instruction processor	711/125
41	US 60031 28 A		Number of pipeline stages and loop length related counter differential based end-loop prediction	712/241
42	US 56665 35 A	Ø	Microprocessor and data flow microprocessor having vector operation function	718/104
43	US 55726 71 A		Method for operating application software in a safety critical environment	714/47
44	US 54045 53 A	☒	Microprocessor and data flow microprocessor having vector operation function	712/25
45	US 50815 72 A	⊠	Manipulation of time-ordered lists and instructions therefor	711/163
46	US 46972 33 A		Partial duplication of pipelined stack with data integrity checking	711/169
47	US 41326 14 A		Etching by sputtering from an intermetallic target to form negative metallic ions which produce etching of a juxtaposed substrate	204/192 .32

	L #	Hits	Search Text	DBs
1	L14	18430	(rais\$3 signal\$4 handl\$3 cancel\$4 invalid\$5 valid\$3 prevent\$3 inhibit\$3) near10 (exception trap\$3 fault) near10 (memory read\$3 page access\$3 cache fetch\$3 load\$3 second location position line address data operand)	USPAT; US-PGPUB
2	L16	26203	<pre>instruction near20 ((plural plurality multiple multiplicity several two second) adj5 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))</pre>	USPAT; US-PGPUB
3	L18	2105	14 near20 ((second previous earlier subsequent next first) near10 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	USPAT; US-PGPUB
4	L19	432	16 and 18	USPAT; US-PGPUB
5	L20	10866	(rais\$3 signal\$4 handl\$3 cancel\$4 invalid\$5 valid\$3 prevent\$3 inhibit\$3) near10 (exception trap\$3 fault) near10 (memory read\$3 page access\$3 cache fetch\$3 load\$3 second location position line address data operand)	EPO; JPO; DERWENT; IBM_TDB
6	L21	447	20 near20 ((second previous earlier subsequent next first) near10 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	EPO; JPO; DERWENT; IBM_TDB
7	L22	6101	instruction near20 ((plural plurality multiple multiplicity several two second) adj5 (memory cache page access\$3 read load\$3 fetch\$3 location position address line data operand))	EPO; JPO; DERWENT; IBM_TDB
8	L23	8	21 and 22	EPO; JPO; DERWENT; IBM_TDB

	Docum ent ID	บ	Title	Current OR
1	JP 04040 587 A		PORTABLE ELECTRONIC EQUIPMENT	
2	WO 97131 98 A1		SELF-MODIFYING CODE HANDLING SYSTEM	
3	EP 61419 3 A2		Method and apparatus for detecting retention faults in memories.	
4	US 57747 09 A		Exception handling method e.g. for MIPS microprocessor, microcontroller - involves setting first bit to second logic state and registering address of immediately previous executed instruction when immediately previous instruction is branching related instruction	
5	US 57648 84 A		Procedure execution monitoring apparatus for multiprocessor computer system - monitors procedure during time between first and second exceptions which are raised when instruction address and address of instructions subsequent to branch instructions are reached	
6	EP 61419 3 A		Integrated circuit memory retention fault detection - causing each memory bank to execute three test sequences, each sequence delayed to allow detection or bit pattern from previous sequence	
7	EP 42390 6 A	L	Predicting and optimising bidirectional program branches - including nullify bit in branch instruction which controls whether or not spatially following instruction will be nullified	
8	EP 39975 7 A		Paired instruction processor precise exception handling mechanism - has stages for memory and ALU operations, and data writing procedures respectively	

}

. . .

	Docum ent ID	σ	Title	Current OR
1	US 20040 05487 6 A1		Synchronising pipelines in a data processing apparatus	712/218
2	US 20040 05487 2 A1	☒	High-performance, superscalar-based computer system with out-of-order intstruction execution	712/206
3	US 20040 03091 2 A1	⊠	Systems and methods for the prevention of unauthorized use and manipulation of digital content	713/200
Į	US 20040 01989 1 A1	Ø	Method and apparatus for optimizing performance in a multi-processing system	718/102
5	US 20040 01988 0 A1	⊠	Write-through caching a java local variable within a register of a register bank	717/136
5	US 20040 01977 4 A1	Ø	Processor device and information processing device, compiling device, and compiling method using said processor device	712/244
7	US 20040 01977 0 Al	⊠	Optimization apparatus, compiler program, optimization method and recording medium	712/227
3	US 20040 01976 8 A1	⊠	Method and system for using dynamic, deferred operation information to control eager deferral of control-speculative loads	712/216
9	US 20030 19571 5 A1	Ø	Automatic test vector generation method, test method making use of the test vectors as automatically generated, chip manufacturing method and automatic test vector generation program	702/117
١٥	US 20030 18790 4 A1	⊠	Device virtualization and assignment of interconnect devices	718/1
.1	US 20030 18254 3 A1	Ø	TRAINING LINE PREDICTOR FOR BRANCH TARGETS	712/237
.2	US 20030 16738 7 A1	⊠	Vector transfer system generating address error exception when vector to be transferred does not start and end on same memory page	712/4
13	US 20030 14525 1 A1	Ø	Dynamic trap table interposition for efficient collection of trap statistics	714/35
L4	US 20030 13584 4 A1	☒	Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization	717/126
15	US 20030 13571 7 A1	☒	Method and apparatus for transferring vector data	712/222
.6	US 20030 12096 0 A1	⊠	Power management using processor throttling emulation	713/320
17	US 20030 10594 3 A1	⊠	Mechanism for processing speclative LL and SC instructions in a pipelined processor	712/216

	Docum ent ID	ŭ	Title	Current
18	US 20030 09365 4 A1	⊠	Handling of load errors in computer processors	712/220
19	US 20030 09357 9 A1	⊠	Method and system for concurrent handler execution in an SMI and PMI-based dispatch-execution framework	719/318
20	US 20030 07911 3 A1	Ø	High-performance, superscalar-based computer system with out-of-order instruction execution	712/20
21	US 20030 07006 0 A1	⊠	High-performance, superscalar-based computer system with out-of-order instruction execution	712/23
22	US 20030 06361 3 Al	×	Label switched communication network and system and method for path restoration	370/401
23	US 20030 05608 7 A1	⊠	High-performance, superscalar-based computer system with out-of-order instruction execution	712/207
24	US 20030 05608 6 A1	⊠	High-performance, superscalar-based computer system with out-of-order instruction execution	712/207
25	US 20030 04605 3 Al	⊠	Logic simulation	703/15
26	US 20030 02875 9 A1	⊠	EXCEPTION HANDLING FOR SIMD FLOATING POINT-INSTRUCTIONS	712/244
27	US 20030 02383 7 A1	⊠	Register file backup queue	712/228
28	US 20020 19908 7 A1	Ø	Configuration control within data processing systems	712/227
29	US 20020 18447 7 A1	×	Apparatus and method for facilitating debugging of sequences of processing instructions	712/227
30	US 20020 18429 2 A1	Ø	Method and apparatus for exception handling in a multi-processing environment	718/102
31	US 20020 16999 9 A1	Ø	Placing exception throwing instructions in compiled code	714/26
32	US 20020 16611 3 A1	⊠	Compiler generation of instruction sequences for unresolved storage references	717/140
33	US 20020 16198 9 A1	Ø	Apparatus and method for storing instruction set information	712/227
34	US 20020 15697 7 A1	Ø	Virtual caching of regenerable data	711/118

.

••

į	Docum ent ID	υ	Title	Current OR
35	US 20020 15696 2 A1	×	Microprocessor having improved memory management unit and cache memory	711/3
36	US 20020 15437 0 A1	Ø	Optic relay unit and terminal station in light transmission system	398/177
37	US 20020 15225 9 Al	×	Pre-committing instruction sequences	709/201
38	US 20020 14787 2 A1	×	Sequentially performed compound compare-and-swap	710/200
39	US 20020 12416 0 A1	☒	Register file backup queue	712/228
40	US 20020 10199 5 A1		Microprocessor using asynchronous public key decryption processing	380/277
41	US 20020 09200 2 A1	⊠	Method and apparatus for preserving precise exceptions in binary translated code	717/137
42	US 20020 09191 6 A1	☒	Embedded-DRAM-DSP architecture	712/228
43	US 20020 08784 5 Al	☒	Embedded-DRAM-DSP architecture	712/228
44	US 20020 08784 1 A1	⊠	Circuit and method for supporting misaligned accesses in the presence of speculative load Instructions	712/225
45	US 20020 08780 6 A1	Ø	Cache coherence protocol engine and method for efficient processing of interleaved memory transactions in a multiprocessor system	711/141
46	US 20020 07313 1 A1	⊠	Unified exception handling for hierarchical multi-interrupt architectures	718/102
17	US 20020 04045 1 A1	⊠	Resource access control	714/42
18	US 20020 04045 0 A1	⊠	Multiple trap avoidance mechanism	714/8
19	US 20020 04042 9 A1	⊠	Embedded-DRAM-DSP architecture	712/228
50	US 20020 04042 2 A1	⊠	Resource access control for a processor	711/156
51	US 20020 03271 9 A1	☒	Method and system of dynamic memory management	718/107

	ent ID	Ū	Title	Curr	
52	US 20020 02932 8 A1	Ø	High-performance, superscalar-based computer system with out-of-order instruction execution	712/	
53	US 20020 01988 7 A1	Ø	Intercepting system API calls	719/	
54	US 20020 01690 3 A1	×	High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/	
55	US 20020 00266 9 A1	×	DATA PROCESSOR	712/	
56	US 20010 05653 0 A1	⊠	SYSTEM FOR HANDLING LOAD ERRORS HAVING SYMBOLIC ENTITY GENERATOR TO GENERATE SYMBOLIC ENTITY AND ALU TO PROPAGATE THE SYMBOLIC ENTITY	712/	
57	US 20010 05205 3 A1	Ø	Stream processing unit for a multi-streaming processor	711/	
58	US 20010 03458 8 A1	Ø	System and method for abstracting and visualizing a rout map	703/	
59	US 20010 02738 3 A1	⊠	Method and apparatus to test an instruction sequence	702/	
60	US 20010 00797 0 A1	⊠	Automatic test vector generation method, test method making use of the test vectors as automatically generated, chip manufacturing method and automatic test vector generation program	702/	
61	US 67049 23 B1	⊠	System and method for pre-verification of stack usage in bytecode program loops	717/	
62	US 67014 27 B1	⊠	Data processing apparatus and method for processing floating point instructions	712/	
63	US 66979 36 B2	Ø	Register file backup queue	712/	
64	US 66657 49 B1	⊠	Bus protocol for efficiently transferring vector data	710/	
65	US 66585 59 B1	×	Method and apparatus for advancing load operations	712/	
66	US 66548 69 Bl	⊠	Assigning a group tag to an instruction group wherein the group tag is recorded in the completion table along with a single instruction address for the group to facilitate in exception handling	712/	
67	US 66511 32 B1	⊠	System and method for emulating the operation of a translation look-aside buffer	711/	
68	US 66474 90 B2	☒	Training line predictor for branch targets	712/	
69	US 66474 85 B2	US 66474 High-performance, superscalar-based computer system with			
70	US 66369 59 B1	Ø	Predictor miss decoder updating line predictor storing instruction fetch address and alignment information upon instruction decode termination condition	712/	

•

•••

	Docum ent ID	ט	Title	Current
71	US 66315 14 B1	Ø	Emulation system that uses dynamic binary translation and permits the safe speculation of trapping operations	717/137
72	US 66313 92 B1	Ø	Method and apparatus for predicting floating-point exceptions	708/498
73	US 66292 31 B1	Ø	System and method for efficient register file conversion of denormal numbers between scalar and SIMD formats	712/1
74	US 66292 07 B1	Ø	Method for loading instructions or data into a locked way of a cache memory	711/125
75	US 66257 26 B1	Ø	Method and apparatus for fault handling in computer systems	712/245
76	US 66257 20 B1	⊠	System for posting vector synchronization instructions to vector instruction queue to separate vector instructions from different application programs	712/4
77	US 66222 69 B1	☒	Memory fault isolation apparatus and methods	714/718
78	US 66222 18 B2	☒	Cache coherence protocol engine and method for efficient processing of interleaved memory transactions in a multiprocessor system	711/141
79	US 66153 00 B1	⊠	Fast look-up of indirect branch destination in a dynamic translation system	710/100
80	US 66117 79 B2	×	Automatic test vector generation method, test method making use of the test vectors as automatically generated, chip manufacturing method and automatic test vector generation program	702/117
81	US 66041 88 B1	⊠	Pipeline replay support for multi-cycle operations wherein all VLIW instructions are flushed upon detection of a multi-cycle atom operation in a VLIW instruction	712/24
82	US 65981 28 B1		Microprocessor having improved memory management unit and cache memory	711/144
83	US 65947 85 B1	⋈	System and method for fault handling and recovery in a multi-processing system having hardware resources shared between multiple partitions	714/48
84	US 65947 50 B1	⊠	Method and apparatus for handling an accessed bit in a page table entry	711/207
85	US 65913 40 B2	Ø	Microprocessor having improved memory management unit and cache memory	711/118
86	US 65872 36 B1	☒	Fiber optic errorless switching system	398/5
87	US 65811 50 B1	☒	Apparatus and method for improved non-page fault loads and stores	711/201
88	US 65534 86 B1	☒	Context switching for vector transfer unit	712/222
89	US 65534 60 B1	☒	Microprocessor having improved memory management unit and cache memory	711/125
90	US 65499 59 B1	☒	Detecting modification to computer memory by a DMA device	710/22
91	US 65465 46 B1	Ø	Integrating operating systems and run-time systems	717/114
, 92	US 65464 78 B1	Ø	Line predictor entry with location pointers and control information for corresponding instructions in a cache line	712/204

,

	Docum ent ID	ט	Title	Current OR
93	US 65430 06 B1	×	Method and apparatus for automatic undo support	714/19
94	US 65429 88 B1	⊠	Sending both a load instruction and retrieved data from a load buffer to an annex prior to forwarding the load data to register file	712/225
95	US 65360 08 B1	⊠	Fault insertion method, boundary scan cells, and integrated circuit for use therewith	714/726
96	US 65196 94 B2	☒	System for handling load errors having symbolic entity generator to generate symbolic entity and ALU to propagate the symbolic entity	712/220
97	US 65131 07 B1	Ø	Vector transfer system generating address error exception when vector to be transferred does not start and end on same memory page	712/4
98	US 65052 91 B1	⊠	Processor having a datapath and control logic constituted with basis execution blocks	712/201
99	US 64969 26 B1	×	Computer-implemented paramaterless language with exception handler	712/245
100	US 64931 16 B1	⊠	PMD characterization across multiple optical channels of an optical link	398/20
101	US 64777 02 B1	Ø	Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization	717/126
102	US 64427 07 B1	Ø	Alternate fault handler	714/10
103	US 64306 57 Bl	⊠	COMPUTER SYSTEM THAT PROVIDES ATOMICITY BY USING A TLB TO INDICATE WHETHER AN EXPORTABLE INSTRUCTION SHOULD BE EXECUTED USING CACHE COHERENCY OR BY EXPORTING THE EXPORTABLE INSTRUCTION, AND EMULATES INSTRUCTIONS SPECIFYING A BUS LOCK	711/138
104	US 64250 39 B2	Ø	Accessing exception handlers without translating the address	710/269
105	US 64249 89 B1	Ø	Object-oriented transaction computing system	709/201
106	US 64120 43 B1	Ø	Microprocessor having improved memory management unit and cache memory	711/118
107	US 63973 79 B1	⊠	Recording in a program execution profile references to a memory-mapped active device	717/140
108	US 63857 12 B1	⊠	Method and apparatus for segregation of virtual address space	711/206
109	US 63816 92 B1	☒	Pipelined asynchronous processing	712/244
110	US 63780 67 B1	⊠	Exception reporting architecture for SIMD-FP instructions	712/244
111	US 63743 47 B1	Ø	Register file backup queue	712/228
112	US 63603 14 B1	⊠	Data cache having store queue bypass for out-of-order instruction execution and method for same	712/219
113	US 63492 97 B1	⋈	Information processing system for directing information request from a particular user/application, and searching/forwarding/retrieving information from unknown and large number of information resources	707/4
114	US 63453 51 B1	Ø	Maintenance of speculative state of parallel executed jobs in an information processing system	711/203

•

	Pocum ent ID	Ū	Title	Curr
115	US 63433 41 B1	Ø	Efficient access to variable-length data on a sequential access storage medium	711/
116	US 63339 31 B1	☒	Method and apparatus for interconnecting a circuit-switched telephony network and a packet-switched data network, and applications thereof	370/
117	US 63291 39 B1	×	Automated sorting system for matrices with memory	435/
118	US 63213 26 B1	☒	Prefetch instruction specifying destination functional unit and read/write access mode	712/
119	US 63049 63 B1	☒	Handling exceptions occuring during processing of vector instructions	712/
120	US 62894 46 B1	☒	Exception handling utilizing call instruction with context information	712/
121	US 62826 33 B1	☒	High data density RISC processor	712/
122	US 62826 30 B1	⊠	High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/
123	US 62791 01 B1	⊠	Instruction decoder/dispatch	712/
124	US 62726 19 B1	⊠	High-performance, superscalar-based computer system with out-of-order instruction execution	712/
125	US 62601 90 B1	⊠	Unified compiler framework for control and data speculation with recovery code	717/
126	US 62596 39 B1	×	Semiconductor integrated circuit device capable of repairing defective parts in a large-scale memory	365/
127	US 62567 20 B1	☒	High performance, superscalar-based computer system with out-of-order instruction execution	712/
128	US 62533 17 B1	×	Method and apparatus for providing and handling traps	712/
129	US 62471 71 B1	Ø	Bytecode program interpreter apparatus and method with pre-verification of a data type restrictions and object initialization	717/
130	US 62464 22 B1	⊠	Efficient method for storing texture maps in multi-bank memory	345/
131	US 62335 90 B1	☒	Server apparatus for distributed communications supporting multiple user/application environment	715/
132	US 62266 87 B1	☒	Method and apparatus for maintaining an order of data packets	709/
133	US 62198 28 B1	☒	Method for using two copies of open firmware for self debug capability	717/
134	US 62162 22 B1	☒	Handling exceptions in a pipelined data processing apparatus	712/
135	US 62162 18 B1	☒	Processor having a datapath and control logic constituted with basis execution blocks	712/
136	US 62090 83 B1	☒	Processor having selectable exception handling modes	712/
137	US 62022 04 B1	⊠	Comprehensive redundant load elimination for architectures supporting control and data speculation	717/

-- -- -- -- -

	Docum ent ID	ŭ	Title	Current OR
138	US 61957 44 Bl	Ø	Unified multi-function operation scheduler for out-of-order execution in a superscaler processor	712/215
139	US 61890 93 Bl	×	System for initiating exception routine in response to memory access exception by storing exception information and exception bit within architectured register	712/244
140	US 61759 16 B1	×	Common-thread inter-process function calls invoked by jumps to invalid addresses	712/228
141	US 61612 08 A	⊠	Storage subsystem including an error correcting cache and means for performing memory to memory transfers	714/764
142	US 61417 42 A	×	Method for reducing number of bits used in storage of instruction address pointer values	711/220
143	US 61416 35 A	⊠	Method of diagnosing faults in an emulated computer system via a heterogeneous diagnostic program	703/22
144	US 61362 74 A	Ø	Matrices with memories in automated drug discovery and units therefor	422/102
145	US 61287 23 A	⊠	High-performance, superscalar-based computer system with out-of-order instruction execution	712/23
146	US 61286 87 A	⊠	Fast fault detection circuitry for a microprocessor	710/305
147	US 61254 43 A	Ø	Interrupt processing system and method for information processing system of pipeline control type	712/244
148	US 61192 18 A		Method and apparatus for prefetching data in a computer system	712/207
149	US 61015 94 A		High-performance, superscalar-based computer system with out-of-order instruction execution	712/41
150	US 60980 89 A	⊠	Generation isolation system and method for garbage collection	718/104
151	US 60947 29 A	Ø	Debug interface including a compact trace record storage	714/25
152	US 60921 81 A	Ø	High-performance, superscalar-based computer system with out-of-order instruction execution	712/206
153	US 60887 89 A	⊠	Prefetch instruction specifying destination functional unit and read/write access mode	712/207
154	US 60790 15 A	⊠	Data processing system having selectable exception table relocation and method therefor	712/244
155	US 60759 40 A	×	System and method for pre-verification of stack usage in bytecode program loops	717/126
156	US 60732 26 A	⊠	System and method for minimizing page tables in virtual memory systems	711/203
157	US 60648 15 A	☒	System and method for generating fix-up code facilitating avoidance of an exception of a predetermined type in a digital computer system	717/138
	US RE366 73 E	⊠	Viceband data set	375/220
159	US 60527 74 A	☒	Apparatus and method for identifying exception routines indicated by instruction address issued with an instruction fetch command	712/200
160	US 60498 66 A		Method and system for an efficient user mode cache manipulation using a simulated instruction	712/227

.

	Docum ent ID	σ	Title	Current
161	US 60386 61 A	Ø	Single-chip data processor handling synchronous and asynchronous exceptions by branching from a first exception handler to a second exception handler	712/244
162	US 60386 54 A	Ø	High performance, superscalar-based computer system with out-of-order instruction execution	712/23
163	US 60386 53 A	☒	High-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/23
164	US 60354 22 A	⊠	Data processing system for controlling execution of a debug function and method therefor	714/35
165	US 60265 01 A	⊠	Data processing system for controlling execution of a debug function and method thereof	714/38
166	US 60095 16 A	Ø	Pipelined microprocessor with efficient self-modifying code detection and handling	712/244
167	US 60092 61 A	⊠	Preprocessing of stored target routines for emulating incompatible instructions on a target processor	703/26
168	US 60031 29 A	⊠	System and method for handling interrupt and exception events in an asymmetric multiprocessor architecture	712/244
169	US 60031 23 A	Ø	Memory system with global address translation	711/207
170	US 59997 31 A	Ø	Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization	717/126
171	US 59875 99 A	Ø	Target instructions prefetch cache	712/238
172	US 59875 85 A	☒	One-chip microprocessor with error detection on the chip	712/1
173	US 59830 04 A	☒	Computer, memory, telephone, communications, and transportation system and methods	709/227
174	US 59789 02 A	☒	Debug interface including operating system access of a serial/parallel debug port	712/227
175	US 59665 30 A		Structure and method for instruction boundary machine state restoration	712/244
176	US 59665 29 A	\boxtimes	Processor having auxiliary operand register file and complementary arrangements for non-disruptively performing adjunct execution	712/228
177	US 59648 93 A	☒	Data processing system for performing a trace function and method therefor	714/39
178	US 59637 37 A	☒	Interupt vectoring for trace exception facility in computer systems	712/244
179	US 59616 29 A	☒	High performance, superscalar-based computer system with out-of-order instruction execution	712/23
180	US 59502 21 A	⊠	Variably-sized kernel memory stacks	711/100
181	US 59499 96 A	⊠	Processor having a variable number of stages in a pipeline	712/244
182	US 59480 95 A	IZJ	Method and apparatus for prefetching data in a computer system	712/200
	US 59304 95 A		Method and system for processing a first instruction in a first processing environment in response to intiating processing of a second instruction in a emulation environment	703/26

٠.,

	Docum ent ID	ט	Title	Curr
184	US 59268 32 A	☒	Method and apparatus for aliasing memory data in an advanced microprocessor	711/
185	US 59206 90 A	Ø	Method and apparatus for providing access protection in an integrated circuit	713/
186	US 59180 05 A	Ø	Apparatus region-based detection of interference among reordered memory operations in a processor	714/
187	US 59130 50 A	☒	Method and apparatus for providing address-size backward compatibility in a processor using segmented memory	711/
188	US 59078 60 A	⋈	System and method of retiring store data from a write buffer	711/
189	US 59077 08 A	⊠	System and method for facilitating avoidance of an exception of a predetermined type in a digital computer system by providing fix-up code for an instruction in response to detection of an exception condition resulting from execution thereof	712/
190	US 59058 81 A	☒	Delayed state writes for an instruction processor	712/
191	US 59039 18 A	⊠.	Program counter age bits	711/
192	US 59037 39 A	⊠	System and method for processing load instruction in accordance with "no-fault" processing facility including arrangement for preserving access fault indicia	712/:
193	US 58988 77 A	☒	Processor using special instruction set to enhance exception handling	710/
194	US 58986 27 A	⊠`	Semiconductor memory having redundant memory cell array	365/
195	US 58901 89 A	☒	Memory management and protection system for virtual memory in computer system	711/:
196	US 58871 89 A	☒	Microcontroller system for performing operations of multiple microcontrollers	712/
197	US 58840 62 A	☒	Microprocessor with pipeline status integrity logic for handling multiple stage writeback exceptions	712/2
198	US 58840 59 A	Ø	Unified multi-function operation scheduler for out-of-order execution in a superscalar processor	712/2
199	US 58812 62 A	☒	Method and apparatus for blocking execution of and storing load operations during their execution	712/2
200	US 58812 61 A		Processing system that rapidly indentifies first or second operations of selected types for execution	712/2

-- -- ----

. :

. . . .

, -

		Docum ent ID	Ū	Title	Current OR
	1	US 58988 77 A		Processor using special instruction set to enhance exception handling	710/260
	2	US 58986 27 A	⊠	Semiconductor memory having redundant memory cell array	365/200
	3	US 58901 89 A	⊠	Memory management and protection system for virtual memory in computer system	711/100
		US 58871 89 A	⊠	Microcontroller system for performing operations of multiple microcontrollers	712/32
	5	US 58840 62 A	⊠	Microprocessor with pipeline status integrity logic for handling multiple stage writeback exceptions	712/218
	-	US 58840 59 A	⊠	Unified multi-function operation scheduler for out-of-order execution in a superscalar processor	712/215
		US 58812 62 A	⊠	Method and apparatus for blocking execution of and storing load operations during their execution	712/216
		US 58812 61 A		Processing system that rapidly indentifies first or second operations of selected types for execution	712/214
	9	US 58812 16 A	☒	Register file backup queue	714/15
	10	US 58677 12 A		Single chip integrated circuit system architecture for document instruction set computing	717/127
		US 58648 77 A	⊠	Apparatus and method for fast forwarding of table index (TI) bit for descriptor table selection	711/208
	12	US 58549 13 A		Microprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set architectures	712/210
	13	US 58453 31 A	፟ Д	Memory system including guarded pointers	711/163
	14	US 58452 98 A	⊠	Write barrier system and method for trapping garbage collection page boundary crossing pointer stores	707/206
	15	US 58450 64 A	☒	Method for testing and verification of a CPU using a reference model	714/33
	16	US 58322 92 A		High-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/23
	17	US 58322 89 A	☒	System for estimating worst time duration required to execute procedure calls and looking ahead/preparing for the next stack operation of the forthcoming procedure calls	712/30
	18	US 58261 09 A		Method and apparatus for performing multiple load operations to the same memory location in a computer system	710/39
	19	US 58260 73 A	⊠	Self-modifying code handling system	712/226
	20	US 58128 10 A	Ø	Instruction coding to support parallel execution of programs	712/216
	21	US 58092 71 A		Method and apparatus for changing flow of control in a processor	712/208
[:	22	US 58060 68 A	☒	Document data processor for an object-oriented knowledge management system containing a personal database in communication with a packet processor	707/103 R
[:	23	US 57991 65 A	\boxtimes	Out-of-order processing that removes an issued operation from an execution pipeline upon determining that the operation would cause a lengthy pipeline delay	712/214

·**·** .

	Docum ent ID	ט	Title	Currer
24	US 57908 46 A	×	Interrupt vectoring for instruction address breakpoint facility in computer systems	712/24
25	US 57782 45 A	☒	Method and apparatus for dynamic allocation of multiple buffers in a processor	712/23
26	US 57713 63 A	⊠	Single-chip microcomputer having an expandable address area	712/2
27	US 57614 13 A	☒	Fault containment system for multiprocessor with shared memory	714/4
28	US 57581 68 A	Ø	Interrupt vectoring for optionally architected facilities in computer systems	710/2
29	US 57520 13 A	Ø	Method and apparatus for providing precise fault tracing in a superscalar microprocessor	712/2
30	US 57519 85 A	☒	Processor structure and method for tracking instruction status to maintain precise state	712/2
31	US 57519 83 A	☒	Out-of-order processor with a memory subsystem which handles speculatively dispatched load operations	712/2
32	US 57457 58 A	☒	System for regulating multicomputer data transfer by allocating time slot to designated processing task according to communication bandwidth capabilities and modifying time slots when bandwidth change	718/1
33	US 57457 24 A	☒	Scan chain for rapidly identifying first or second objects of selected types in a sequential list	712/2
34	US 57427 55 A	⊠	Error-handling circuit and method for memory address alignment double fault	714/5
35	US 57404 41 A	☒	Bytecode program interpreter apparatus and method with pre-verification of data type restrictions and object initialization	717/1
36	US 57403 98 A	☒	Program order sequencing of data in a microprocessor with write buffer	711/1
37	US 57375 16 A	⊠	Data processing system for performing a debug function and method therefor	714/3
38	US 57297 28 A	×	Method and apparatus for predicting, clearing and redirecting unpredicted changes in instruction flow in a microprocessor	712/2
39	US 57269 75 A	☒	Switching system capable of performing alternative routing in accordance with an alternative routing scenario assembled in a maintenance terminal	370/2
40	US 57245 36 A	×	Method and apparatus for blocking execution of and storing load operations during their execution	712/2
41	US 57218 57 A	☒	Method and apparatus for saving the effective address of floating point memory operations in an out-of-order microprocessor	712/2
42	US 57178 83 A	×	Method and apparatus for parallel execution of computer programs using information providing for reconstruction of a logical sequential program	712/2
43	US 57178 82 A	☒	Method and apparatus for dispatching and executing a load operation to memory	712/2:
44	US 57130 12 A	Ø	Microprocessor	712/2
45	US 57129 97 A	Ø	System and method for processing load instruction in accordance with "no-fault " processing facility including arrangement for preserving access fault indicia	712/2

	Docum ent ID	ซ	Title	Current OR
46	US 57064 59 A	⊠	Processor having a variable number of stages in a pipeline	712/200
47	US 57064 22 A	Ø	Method of locating fault of communication system	714/4
48	US 57040 34 A	Ø	Method and circuit for initializing a data processing system	714/38
49	US 56945 74 A	×	Method and apparatus for performing load operations in a computer system	711/140
50	US 56921 70 A	Ø	Apparatus for detecting and executing traps in a superscalar processor	712/244
51	US 56897 20 A	⊠	High-performance superscalar-based computer system with out-of-order instruction execution	712/23
52	US 56873 44 A	⊠	Single-chip microcomputer having an expandable address area	711/220
53	US 56873 38 A	Ø	Method and apparatus for maintaining a macro instruction for refetching in a pipelined processor	712/205
54	US 56849 72 A	⊠	Programmable servo burst sequencer for a disk drive	711/4
55	US 56734 26 A	⊠	Processor structure and method for tracking floating-point exceptions	712/244
56	US 56734 08 A		Processor structure and method for renamable trap-stack	712/216
57	US 56665 08 A	X	Four state two bit recoded alignment fault state circuit for microprocessor address misalignment fault generation	711/201
58	US 56641 59 A	⊠	Method for emulating multiple debug breakpoints by page partitioning using a single breakpoint register	703/23
59	US 56597 21 A	Ø	Processor structure and method for checkpointing instructions to maintain precise state	712/228
60	US 56551 15 A	⊠	Processor structure and method for watchpoint of plural simultaneous unresolved branch evaluation	712/239
61	US 56550 96 A	☒	Method and apparatus for dynamic scheduling of instructions to ensure sequentially coherent data in a processor employing out-of-order execution	712/200
62	US 56511 24 A	Ø	Processor structure and method for aggressively scheduling long latency instructions including load/store instructions while maintaining precise state	712/215
63	US 56491 36 A	⊠	Processor structure and method for maintaining and restoring precise state at any instruction boundary	712/244
64	US 56447 42 A	Ø	Processor structure and method for a time-out checkpoint	712/244
65	US 56405 83 A	Ø	Programmable servo burst decoder	713/600
66	US 56405 38 A	Ø	Programmable timing mark sequencer for a disk drive	703/23
67	US 56363 41 A	☒	Fault processing method and information processing system	714/13
68	US 56340 27 A	☒	Cache memory system for multiple processors with collectively arranged cache tag memories	711/3

-- -- --- -

• • • •

	Docum ent ID	ŭ	Title	Current OR
69	US 56301 58 A	⊠	Central processing unit including inhibited branch area	712/245
70	US 56279 87 A	Ø	Memory management and protection system for virtual memory in computer system	711/200
71	US 56243 16 A	Ø	Video game enhancer with intergral modem and smart card interface	463/45
72	US 56110 64 A	×	Virtual memory system	711/209
73	US 56030 33 A	Ø	Tool for debugging an operating system	717/124
74	US 56008 48 A	⊠	Counterflow pipeline processor with instructions flowing in a first direction and instruction results flowing in the reverse direction	712/42
75	US 56008 44 A	Ø	Single chip integrated circuit system architecture for document installation set computing	715/500
76	US 55985 53 A	⊠	Program watchpoint checking using paging with sub-page validity	703/23
77	US 55967 17 A	☒	Four state token passing alignment fault state circuit for microprocessor address misalignment fault generation	714/53
78	US 55903 12 A	Ø	Method and apparatus for emulating circuitry in a computer system using a system management interrupt	703/23
79	US 55881 13 A	Ø	Register file backup queue	714/15
80	US 55840 09 A	Ø	System and method of retiring store data from a write buffer	711/117
81	US 55772 00 A	Ø	Method and apparatus for loading and storing misaligned data on an out-of-order execution computer system	714/50
82	US 55749 22 A		Processor with sequences of processor instructions for locked memory updates	712/220
83	US 55683 80 A	Ø	Shadow register file for instruction rollback	700/79
84	US 55600 32 A	☒	High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/23
85	US 55600 13 A	⊠	Method of using a target processor to execute programs of a source architecture that uses multiple address spaces	717/138
86	US 55399 11 A	Ø	High-performance, superscalar-based computer system with out-of-order instruction execution	712/23
87	US 55375 59 A	×	Exception handling circuit and method	712/244
88	US 55263 11 A	Ø	Method and circuitry for enabling and permanently disabling test mode access in a flash memory device	365/201
89	US 55091 30 A	Ø	Method and apparatus for grouping multiple instructions, issuing grouped instructions simultaneously, and executing grouped instructions in a pipelined processor	712/215
90	US 55049 25 A	Ø	Apparatus and method for implementing interrupts in pipelined processors	712/244
91	US 55028 27 A	Ø	Pipelined data processor for floating point and integer operation with exception handling	712/244

	Docum ent ID	υ	Title	Current OR
92	US 54816 85 A	⊠	RISC microprocessor architecture implementing fast trap and exception state	712/244
93	US 54796 18 A	☒	I/O module with reduced isolation circuitry	700/23
94	US 54715 98 A	☒	Data dependency detection and handling in a microprocessor with write buffer	711/122
95	US 54695 52 A	⊠	Pipelined data processor having combined operand fetch and execution stage to reduce number of pipeline stages and penalty associated with branch instructions	712/244
96	US 54653 76 A	⊠	Microprocessor, coprocessor and data processing system using them	712/34
97	US 54505 60 A	☒	Pointer for use with a buffer and method of operation	711/200
98	US 54505 55 A	⊠	Register logging in pipelined computer using register log queue of register content changes and base queue of register log queue pointers for respective instructions	712/228
99	US 54487 05 A	⊠	RISC microprocessor architecture implementing fast trap and exception state	712/244
100	US 54468 76 A	×	Hardware mechanism for instruction/data address tracing	714/47
101	US 54407 57 A	⊠	Data processor having multistage store buffer for processing exceptions	712/228
102	US 54407 10 A	☒	Emulation of segment bounds checking using paging with sub-page validity	711/207
103	US 54407 03 A	⊠	System and method for saving state information in a multi-execution unit processor when interruptable instructions are identified	712/228
104	US 54386 70 A	☒	Method of prechecking the validity of a write access request	711/3
105	US 54286 24 A	☒	Fault injection using boundary scan	714/727
106	US 54264 70 A	☒	Luminance and chrominance signal separation circuit employing comparison of level detected signal with a reference level	348/668
107	US 54230 13 A	⊠	System for addressing a very large memory with real or virtual addresses using address mode registers	711/163
108	US 54045 57 A	☒	Data processor with plural instruction execution parts for synchronized parallel processing and exception handling	712/23
109	US 54044 99 A	×	Semi-automatic program execution error detection	714/54
110	US 54003 21 A	Ø	Central monitoring system of a multiplex subscriber loop carrier	370/248
111	US 53983 30 A	Ø	Register file backup queue	714/15
112	US 53903 10 A	Ø	Memory management unit having cross-domain control	711/203
113	US 53865 63 A	Ø	Register substitution during exception processing	712/228
114	US 53814 19 A	Ø	Method and apparatus for detecting retention faults in memories	714/720

. . . .

	Docum ent ID	σ	Title	Current OR
115	US 53752 13 A	Ø	Address translation device and method for managing address information using the device	711/208
116	US 53613 89 A	☒	Apparatus and method for emulation routine instruction issue	703/27
117	US 53613 56 A	☒	Storage isolation with subspace-group facility	711/206
118	US 53496 71 A	☒	Microprocessor system generating instruction fetch addresses at high speed	712/234
119	US 53496 51 A	☒	System for translation of virtual to physical addresses by operating memory management processor for calculating location of physical address in memory concurrently with cache comparing virtual addresses for translation	711/207
120	US 53414 82 A	☒	Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions	712/244
121	US 53252 99 A	⊠	System for classifying lightning strikes to enhance location estimation thereof	702/4
122	US 53195 53 A		Lightning strike detection and mapping system with auto control of mapping display	702/4
123	US 53136 47 A	⊠	Digital data processor with improved checkpointing and forking	718/102
124	US 53094 44 A	⊠	standard cell and an application cell	714/710
125	US 53052 10 A	☒	Sampled data lightning strike detection and mapping system capable of early detection of an invalid strike from sampled data and quick resumption of monitoring an incoming signal	702/4
126	US 53031 52 A	Ø	Lightning strike detection system capable of quickly determining an invalid correlation of strike signaling	702/4
127	US 52991 27 A	☒	Lightning strike detection and mapping system capable of monitoring its power source and of displaying a representation thereof on the mapping display	702/4
128	US 52972 63 A	Ø	Microprocessor with pipeline system having exception processing features	712/244
129	US 52950 72 A	Ø	Sampled data lightning strike detection and mapping system capable of recovering a pre threshold sample history for detection and mapping processing	702/4
130	US 52950 71 A	☒	Sampled data lightning strike detection and mapping system capable of generating frequency spectrum of input signal waveforms and displaying such on the mapping display	702/4
131	US 52768 48 A	⊠	Shared two level cache including apparatus for maintaining storage consistency	711/121
132	US 52573 58 A	☒	Method for counting the number of program instruction completed by a microprocessor	714/38
133	US 52377 00 A	☒	Exception handling processor for handling first and second level exceptions with reduced exception latency	712/244
134	US 52337 02 A	☒	Cache miss facility with stored sequences for data fetching	711/118
135	US 52337 00 A	⊠	Address translation device with an address translation buffer loaded with presence bits	711/207
136	US 52336 98 A	Ø	Method for operating data processors	713/601

.....

-

	ent ID	ซ	Title	Cur
137	US 52187 11 A	Ø	Microprocessor having program counter registers for its coprocessors	712
138	US 52108 34 A	Ø	High speed transfer of instructions from a master to a slave processor	712
139	US 51931 81 A	Ø	Recovery method and apparatus for a pipelined processing unit of a multiprocessor system	714
140	US 51406 84 A	Ø	Access privilege-checking apparatus and method	711
141	US 51194 83 A	Ø	Application of state silos for recovery from memory management exceptions	714
142	US 51135 21 A	Ø	Method and apparatus for handling faults of vector instructions causing memory management exceptions	714
143	US 50954 26 A	Ø	Data processing system for effectively handling exceptions during execution of two different types of instructions	712
144	US 50758 44 A	Ø	Paired instruction processor precise exception handling mechanism	712
145	US 50620 41 A	Ø	Processor/coprocessor interface apparatus including microinstruction clock synchronization	712
146	US 50438 67 A	Ø	Exception reporting mechanism for a vector processor	712
147	US 50088 12 A	Ø	Context switching method and apparatus for use in a vector processing system	712
148	US 49949 61 A	⊠	Coprocessor instruction format	710
149	US 49929 34 A	Ø	Reduced instruction set computing apparatus and methods	712
150	US 49858 25 A	×	System for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computer	711
151	US RE333 80 E	Ø	Voiceband data set	375
152	US 49597 82 A	Ø	Access arbitration for an input-output controller	710
153	US 49492 50 A	⊠	Method and apparatus for executing instructions for a vector processing system	712
154	US 49492 41 A	Ø	Microcomputer system including a master processor and a slave processor synchronized by three control lines	710
155	US 49166 95 A	⊠	Stored program controlled real time system including three substantially identical processors	714
156	US 49145 78 A	⊠	Method and apparatus for interrupting a coprocessor	710
157	US 48902 53 A	Ø	Predetermination of result conditions of decimal operations	708
158	US 48796 76 A	Ø	Method and apparatus for precise floating point exceptions	708
159	US 48751 60 A	Ø	Method for implementing synchronous pipeline exception recovery	712

	Docum ent ID	Ū	Title	Current OR
160	US 48687 38 A	Ø	Operating system independent virtual memory computer system	710/26
161	US 48519 90 A	Ø	High performance processor interface between a single chip processor and off chip memory means having a dedicated and shared bus structure	710/100
162	US 48477 48 A	Ø	Virtual memory arrangement data processing system with decoding and execution of prefetched instructions in parallel	712/212
163	US 48414 39 A	Ø	Method for restarting execution interrupted due to page fault in a data processing system	712/244
164	US 48212 31 A	Ø	Method and apparatus for selectively evaluating an effective address for a coprocessor	710/110
165	US 48191 54 A	Ø	Memory back up system with one cache memory and two physically separated main memories	714/20
166	US 48112 74 A	☒	Method and apparatus for selectively evaluating an effective address for a coprocessor	712/203
167	US 48091 25 A	⊠	Circuit interrupter apparatus with a style saving rating plug	361/93. 3
168	US 47978 16 A	⊠	Virtual memory supported processor having restoration circuit for register recovering	711/220
169	US 47775 93 A	☒	Vector processing apparatus including means for identifying the occurrence of exceptions in the processing of vector elements	712/9
170	US 47605 18 A	Ø	Bi-directional databus system for supporting superposition of vector and scalar operations in a computer	710/107
171	US 47589 78 A	⊠	Method and apparatus for selectively evaluating an effective address for a coprocessor	710/110
172	US 47589 50 A	☒	Method and apparatus for selectively delaying an interrupt of a coprocessor	710/269
173	US 47574 45 A	Ø	Method and apparatus for validating prefetched instruction	712/207
174	US 47574 40 A	⊠	Pipelined data stack with access through-checking	714/53
175	US 47501 10 A	Ø	Method and apparatus for executing an instruction contingent upon a condition present in another data processor	710/110
176	US 47348 65 A	⊠	Insertion machine with audit trail and command protocol	700/222
177	US 47317 36 A	×	Method and apparatus for coordinating execution of an instruction by a selected coprocessor	710/110
178	US 47290 94 A	Ø	Method and apparatus for coordinating execution of an instruction by a coprocessor	712/34
179	US 47195 65 A	Ø	Interrupt and trap handling in microprogram sequencer	710/260
180	US 47108 66 A	Ø	Method and apparatus for validating prefetched instruction	712/207
181	US 46740 32 A	Ø	High-performance pipelined stack with over-write protection	711/169
182	US 46548 19 A	Ø	Memory back-up system	711/162

	Docum ent ID	ט	Title	Current OR
183	US 46480 64 A	Ø	Parallel process controller	710/45
184	US 46009 86 A	☒	Pipelined split stack with high performance interleaved decode	711/169
185	US 45983 64 A	☒	Efficient trace method adaptable to multiprocessors	714/38
186	US 45970 41 A	☒	Method and apparatus for enhancing the operation of a data processing system	712/248
187	US 45919 72 A	☒	Data processing system with unique microcode control	712/228
188	US 45905 86 A	☒	Forced clear of a memory time-out to a maintenance exerciser	711/151
189	US 45690 18 A		Digital data processing system having dual-purpose scratchpad and address translation memory	711/207
190	US 45625 36 A	☒	Directory test error mode control apparatus	714/25
191	US 45610 88 A	☒	Communication system bypass architecture	370/222
192	US 44930 27 A		Method of performing a call operation in a digital data processing system having microcode call and return operations	712/228
193	US 44815 73 A	IXI	Shared virtual address translation unit for a multiprocessor system	711/207
194	US 44596 64 A	\boxtimes	Multiprocessor computer system with dynamic allocation of multiprocessing tasks and processor for use in such multiprocessor computer system	718/105
195	US 44596 61 A	☒	Channel address control system for a virtual machine system	718/100
196	US 44569 52 A		Data processing system having redundant control processors for fault detection	714/11
197	US 44556 44 A	☒	Telecommunication fault detecting system	370/243
198	US 44197 56 A	☒	Voiceband data set	379/93. 32
199	US 43487 21 A	☒	System for selectively addressing nested link return addresses in a microcontroller	712/243
200	US 43397 97 A	☒	Microcontroller with auxiliary register for duplicating storage of data in one memory location	712/223